An Analysis of Cache Sharing in Chip Multiprocessors
نویسندگان
چکیده
We present the effects of L1 and L2 cache sharing on cache miss rates, cache line invalidations, and constuctive and destructive interference. The most important finding of this paper is that a system configuration that shares L2 caches, does not share L1 caches, and does not enforce inclusion between the L1 and L2 caches will produce the highest performance cache and communication hierarchy for a chip multiprocessor. This is due to the relatively high speed of communication through the L2 cache but the low effects of L2 sharing on L1 performance — if inclusion is not enforced. Sharing at the L1 level produces too many conflict misses at this all important resource.
منابع مشابه
Characterization of a List-Based Directory Cache Coherence Protocol for Manycore CMPs
The development of efficient and scalable cache coherence protocols is a key aspect in the design of manycore chip multiprocessors. In this work, we review a kind of cache coherence protocols that, despite having been already implemented in the 90s for building large-scale commodity multiprocessors, have not been seriously considered in the current context of chip multiprocessors. In particular...
متن کاملTransaction / Regular Paper Title
Power consumption, off-chip memory bandwidth, chip area and Network on Chip (NoC) capacity are among main chip resources limiting the scalability of Chip Multiprocessors (CMP). A closed form analytical solution for optimizing the CMP cache hierarchy and optimally allocating area among hierarchy levels under such constrained resources is developed. The optimization framework is extended by incor...
متن کاملHybrid Shared-aware Cache Coherence Transition Strategy
Chip-multiprocessors have played a significant role in real parallel computer architecture design. For integrating tens of cores into a chip, designs tend towards with physically distributed last level caches. This naturally results in a Non-Uniform Cache Access design, where on-chip access latencies depend on the physical distances between requesting cores and home cores where the data is cach...
متن کاملA large number of cache optimization techniques have been researched into and implemented various types of computer architecture
The processor-memory bandwidth in current generation processors is the main bottleneck due to a number of processor cores sharing it through the same bus/ processormemory interface. As a result, the on-chip memory hierarchy in multi core processors has assumed the role of one of the most important resources that should be managed efficiently to alleviate the above problem. Effective utilization...
متن کاملEffect of Data Sharing on Private Cache Design in Chip Multiprocessors
In multithreaded applications with high degree of data sharing, the miss rate of private cache is shown to exhibit a compulsory miss component. It manifests because at least some of the shared data originates from other cores and can only be accessed in a shared cache. The compulsory component does not change with the private cache size, causing its miss rate to diminish slower as the cache siz...
متن کامل